



Freedom Studio Build Settings

Version 1.0

© SiFive, Inc.

Freedom Studio Build Settings

Proprietary Notice

Copyright © 2019, SiFive Inc. All rights reserved.

Information in this document is provided as is, with all faults.

SiFive expressly disclaims all warranties, representations, and conditions of any kind, whether express or implied, including, but not limited to, the implied warranties or conditions of merchantability, fitness for a particular purpose and non-infringement.

SiFive does not assume any liability rising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation indirect, incidental, special, exemplary, or consequential damages.

SiFive reserves the right to make changes without further notice to any products herein.

Release Information

Version	Date	Changes
V1.0	August 21, 2019	<ul style="list-style-type: none">Initial release

Contents

1	Freedom Studio Build Settings	2
1.1	Introduction	2
1.2	How to Create a New Project	2
1.2.1	New Project Selections	2
1.2.2	Project Explorer Window	4
1.3	Makefile Linker Options	4
1.3.1	How to Specify the Linker File	5
1.4	Compiler Options	6
1.5	Debug Options	7
1.5.1	Multi-core OpenOCD Configuration.....	9
1.5.2	cJTAG Configuration	11
1.6	Porting	12
1.6.1	More Information	13

Chapter 1

Freedom Studio Build Settings

1.1 Introduction

SiFive's integrated IDE is an Eclipse-based tool called Freedom Studio which includes a pre-built RISCV GCC Toolchain, OpenOCD for debug, and the freedom-e-sdk repo which contains software examples and an API layer called freedom-metal.

The compile and link options within Freedom Studio reside in Makefiles which are included when a new project is created. This applies to all Freedom Studio versions released in 2019 and beyond. Versions released in 2018 and earlier have build settings buried in menus and are no longer supported.

1.2 How to Create a New Project

To create a new project, simply click the **New Project** button , or use the **SiFive Tools** menu option:



Figure 1: New Project Menu Option

1.2.1 New Project Selections

This will open up a dialogue box where the hardware target and the example program can be selected. Note that the default target options only include SiFive's development boards and QEMU, but this can be changed to include custom designs.




Figure 2: New Project Dialogue Box

How to Update New Project Target List

Custom cores are shipped with a board support package (bsp) which can be used to create new software projects specific to the design. To create a project for a custom core, use the SiFive Tools menu option to select the freedom-e-sdk project contained in the design tarball.



Figure 3: Use a Custom BSP

Then select the freedom-e-sdk root folder:




Figure 4: New freedom-e-sdk root folder

Click OK, and then revisit the **New Project** button. Now, the custom core will be available in the pull-down menu in the **Select Target** box.

The project will begin to build automatically after **Finish** is clicked in the **Create a Freedom E SDK Project** dialogue box. Once the build is complete, a debug configuration window will pop up. Click cancel for now, and view your new project in the Project Explorer Window to navigate the build settings.

1.2.2 Project Explorer Window

The Project Explorer Window shows a full view of the project including source files, include files, and makefiles required for building.




Figure 5: Project Explorer Window

Note that there two files named **Makefile**. The root folder **Makefile** specifies compiler and linker options. The **/src** folder **Makefile** specifies compiler optimizations and debug flags. Additionally, **debug.mk** and **release.mk** specify compiler optimizations. These are discussed in detail below.


1.3 Makefile Linker Options

The root path **Makefile** defines which linker file to use when building your project.

1.3.1 How to Specify the Linker File

LINK_TARGET options include the following:

- **LINK_TARGET = default** → Code + Data in SPI Flash
- **LINK_TARGET = ramrodata** → RO Data in RAM, Code in Flash
- **LINK_TARGET = scratchpad** → All Code + Data in RAM



```

qemu-sifive-e31-hello
  Build Targets
  Includes
  freedom-metal/src
  src
    hello.c
    LICENSE
    LICENSE.Apache2
    LICENSE.MIT
    Makefile
    README.md
  bsp
  freedom-metal
  debug.mk
  Makefile
  release.mk

10:22:07 Build Finished (took 650ms)

Makefile
LINK_TARGET = ramrodata
endif
endif

ifeq ($(LINK_TARGET),)
LINK_TARGET = default
endif

# Determines the XLEN from the toolchain tuple
ifeq ($(patsubst rv32%,rv32,$(RISCV_ARCH)),rv32)
RISCV_XLEN := 32
else ifeq ($(patsubst rv64%,rv64,$(RISCV_ARCH)),rv64)
RISCV_XLEN := 64
endif


```

Figure 6: Makefile Linker Option Description

Note

.bss, .stack, and .heap always reside in RAM for all configurations above.

The **ramrodata** linker option is used for performance benchmarks such as Dhrystone and Coremark on FPGA and RTL Simulation platforms.



```

Archives
Includes
freedom-metal/src
src
bsp
freedom-metal
debug.mk
Makefile
release.mk
s76-arty-coremark
s76-arty-dhrystone
s76-arty-sifive-welcome

ifeq ($(PROGRAM),dhrystone)
ifeq ($(LINK_TARGET),)
ifeq ($(TARGET),freedom-e310-arty)
ifeq ($(TARGET),sifive-hifive1)
ifeq ($(TARGET),sifive-hifive1-revB)
LINK_TARGET = ramrodata
endif
endif
endif
endif
endif

ifeq ($(PROGRAM),coremark)
ifeq ($(LINK_TARGET),)
LINK_TARGET = ramrodata
endif
endif

```

Figure 7: Benchmark Linker Selection

The src/Makefile shows the following:




Figure 8: Source Makefile Content

Note

The src/Makefile contents may vary based on the software example

The wildcard option provides a flexible method for the make process to pick up new files as they are added to the project. Adding new source code is as easy as dragging and dropping them into the Project Explorer window. Or, right click on the /src folder and select New → Source File.

Additionally, this file can be modified to add paths to include additional sub folders for custom projects.

1.4 Compiler Options

The **debug.mk** and **release.mk** files contain the compiler optimization flags.

Example content for **debug.mk**:

```

#####
# Build Flags for the Debug Configuration
#####
#
# Set the optimization level
RISCV_ASFLAGS += -O0
RISCV_CFLAGS += -O0
RISCV_CXXFLAGS += -O0

# Enable debug
RISCV_ASFLAGS += -g
RISCV_CFLAGS += -g
RISCV_CXXFLAGS += -g

```

Figure 9: debug.mk file

Example content for **release.mk**:

```
#####
# Build Flags for the Release Configuration
#####

# Set the optimization level
RISCV_ASFLAGS += -Os
RISCV_CFLAGS += -Os
RISCV_CXXFLAGS += -Os
```

Figure 10: release.mk file

To toggle between **release** and **debug**, use the pull-down arrow next to the hammer icon:




Figure 11: Debug or Release Selection

Note

Ensure the **release** build option is selected when running a benchmark example, or the optimizations may not get set correctly. This could cause issues with code size and performance, possibly resulting in a lower than expected benchmark score.

The Makefile process will include the appropriate *.mk file based on this selection. If a different compiler optimization is required, it can be changed here by directly modifying the file itself.

1.5 Debug Options

The debug options are described in the Debug Configurations menu.




Figure 12: Debug Configuration Selection

In the **Debugger** tab shows the openOCD and GDB information.

For QEMU targets, our host is a virtualized environment, so we use the GDB server included in the QEMU path.




Figure 13: QEMU Debug Configuration

For hardware targets such as the Arty 100T FPGA board, we use the openOCD toolchain path, located in our Freedom Studio bundle.




Figure 14: ARTY Debug Configuration using Olimex Hardware

Navigate the other tabs to see additional configuration options.

Note

When using the Digilent Arty FPGA board along with either the Olimex or J-Link debug hardware, no changes are required to any of the debug configuration tabs when using a standard JTAG connection. This applies to new software project created using the Freedom Studio New Project Method described earlier, where the custom core design being debugged was generated through SiFive.com.

1.5.1 Multi-core OpenOCD Configuration

In multi-core designs, the JTAG connectivity is often daisy-chained so there is only one set of JTAG pins exposed in the design. Daisy chaining is supported for up to 20 TAP controllers.

JTAG	Core_0	Core_1	Core_n
TMS	TMS	TMS	TMS
TCK	TCK	TCK	TCK
TDI	TDI	Core_0.TDO	Core_1.TDO
TDO	Core_1.TDI	Core_n.TDI	TDO




Figure 15: Multi-core JTAG Connectivity

If the target hardware is a multi-core design from SiFive, then changes to the openocd.cfg file are required. This file is used by Freedom Studio and defined by navigating to Debug Configurations → Debugger tab.

Multi-core openocd.cfg Example

The standard configuration below explicitly tells OpenOCD there's exactly one hart, so that is all that is exposed by OpenOCD to gdb.

```
set _TARGETNAME $_CHIPNAME.cpu
target create $_TARGETNAME riscv -chain-position $_TARGETNAME
$_TARGETNAME configure -work-area-phys 0x80000000 -work-area-size 10000 \
-work-area-backup 1
```

Let's take a multi-core example containing five SiFive CPUs. In this case, the above example should be replaced with the following:

```
set _TARGETNAME_0 $_CHIPNAME.cpu0
set _TARGETNAME_1 $_CHIPNAME.cpu1
set _TARGETNAME_2 $_CHIPNAME.cpu2
set _TARGETNAME_3 $_CHIPNAME.cpu3
set _TARGETNAME_4 $_CHIPNAME.cpu4
target create $_TARGETNAME_0 riscv -chain-position $_CHIPNAME.cpu -rtos hwthread
target create $_TARGETNAME_1 riscv -chain-position $_CHIPNAME.cpu -coreid 1
target create $_TARGETNAME_2 riscv -chain-position $_CHIPNAME.cpu -coreid 2
target create $_TARGETNAME_3 riscv -chain-position $_CHIPNAME.cpu -coreid 3
target create $_TARGETNAME_4 riscv -chain-position $_CHIPNAME.cpu -coreid 4
target smp $_TARGETNAME_0 $_TARGETNAME_1 $_TARGETNAME_2 $_TARGETNAME_3 $_TARGETNAME_4
```

1.5.2 cJTAG Configuration

For smaller designs, a 2-pin JTAG configuration is available where pin count is critical. A hardware adapter can be used in between the debug hardware and the ribbon cable as shown here.




Figure 16: ARTY cJTAG Configuration

cJTAG openocd.cfg Example

A different openocd configuration file is required if using cJTAG. An example openocd.cfg file that supports cJTAG is shown here.

```

adapter_khz      10000

#source [find interface/ftdi/olimex-arm-usb-tiny-h.cfg]

interface ftdi
ftdi_oscanc1_mode on
ftdi_device_desc "Olimex OpenOCD JTAG ARM-USB-TINY-H"
ftdi_vid_pid 0x15ba 0x002a

ftdi_layout_init 0x0808 0x0a1b
ftdi_layout_signal nSRST -oe 0x0200
# oscanc1_ftdi_layout_signal nTRST -data 0x0100 -oe 0x0100
ftdi_layout_signal LED -data 0x0800

# These signals are used for cJTAG escape sequence on initialization only
ftdi_layout_signal TCK -data 0x0001
ftdi_layout_signal TDI -data 0x0002
ftdi_layout_signal TDO -input 0x0004
ftdi_layout_signal TMS -data 0x0008
ftdi_layout_signal JTAG_SEL -data 0x0100 -oe 0x0100

set _CHIPNAME riscv
jtag newtap $_CHIPNAME cpu -irlen 5

```

```

set _TARGETNAME $_CHIPNAME.cpu
target create $_TARGETNAME riscv -chain-position $_TARGETNAME
$_TARGETNAME configure -work-area-phys 0x40000000 -work-area-size 10000
-work-area-backup 1

#flash bank my_first_flash fespi 0x40000000 0 0 0 $_TARGETNAME 0x20004000
init
#reset
if {[ info exists pulse_srst]} {
    ftdi_set_signal nSRST 0
    ftdi_set_signal nSRST z
}
halt
#flash protect 0 64 last off

```

1.6 Porting

Porting software projects into Freedom Studio simply involves creating a new project, then just adding the source code. This assumes we use the embedded GCC toolchain and libs, and use OpenOCD/GDB or Segger JLink for debugging.

Here is a basic outline of what needs to be done to port a project over:

1. Download and extract the latest Freedom Studio from SiFive.com Boards page.
 - Scroll down a little bit on that page to see the Freedom Studio links.
 - Extract the Freedom Studio package and launch Freedom Studio from the root directory.
2. Follow the new project wizard procedure mentioned previously, or refer to the documentation here.
 - An example like return-pass or the basic hello will provide a simple template for adding source code.
 - If a different project or file name is desired, right click and change the file name, or right click and change the project name.
 - Keep in mind the debug settings also have to reflect these changes since the Debugger needs to know where the .elf file resides.
 - Go to Run → Debug Configurations and update paths and/or filenames as necessary if a file or project name was changed.
3. Add source code files to the /src path of the new project and they get picked up automatically by the build process.
 - For a hierarchy structure, i.e., multiple folders within /src, right click /src → New → Folder

- The root path Makefile will also need to be updated to point to the new paths if they contain source code to be built

1.6.1 More Information

For more information, click Help → Browse Tools Docs on the Freedom Studio Menu bar.